



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/780,330	02/17/2004	Gilbert Wolrich	10559-127002 / P7866C/I	1102

20985 7590 03/07/2007  
FISH & RICHARDSON, PC  
P.O. BOX 1022  
MINNEAPOLIS, MN 55440-1022

EXAMINER
----------

THAMMAVONG, PRASITH

ART UNIT	PAPER NUMBER
----------	--------------

2187

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	03/07/2007	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

**Office Action Summary**

Application No.

10/780,330

Applicant(s)

WOLRICH ET AL.

Examiner

Prasith Thammavong

Art Unit

2187

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 2/17/04, 4/26/04, 2/7/05, and 5/16/05.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-45 is/are pending in the application.
- 4a) Of the above claim(s) 1-27 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 28-45 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 01 June 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948)  | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date <u>2/17/04, 4/26/04, and 5/13/05</u> . | 6) <input type="checkbox"/> Other: _____  |

**DETAILED ACTION**

The Examiner acknowledges the applicant's submission of the preliminary amendment dated 2/7/05 and 2/17/04. At this point claims 28-45 have been added; claims 28-32, 34-36, 38-39, and 41-45 have been amended; and claims 1-27 have been withdrawn. Thus, claims 28-45 are pending in the instant application.

The instant application having Application No. 10/780,330 has a total of 18 claims pending in the application, there are 3 independent claims and 15 dependent claims, all of which are ready for examination by the examiner.

**1. INFORMATION CONCERNING OATH/DECLARATION**

**Oath/Declaration**

The applicant's oath/declaration has been reviewed by the examiner and is found to conform to the requirements prescribed in 37 C.F.R. ' 1.63.

**2. ACKNOWLEDGEMENT OF REFERENCES CITED BY APPLICANT**

**Information Disclosure Statement**

As required by M.P.E.P. ' 609 (C), the applicant's submission of the Information Disclosure Statements, dated 2/17/04, 4/26/04, and 5/13/05 are acknowledged by the examiner and the cited references have been considered in the examination of the claims now pending. As required by M.P.E.P. ' 609 C(2), a copy of the PTOL-1449 initialed and dated by the examiner is attached to the instant office action.

Art Unit: 2187

As required by **M.P.E.P. 2001.06(b)** and **37 C.F.R. 1.98(d)**, since the instant application has been identified as a continuation application of an earlier filed application and is relied upon for an earlier filing date under **35 U.S.C. 120**, the examiner has reviewed the prior art cited in the earlier related application as required by **M.P.E.P. 707.05** and **904** and as stated in **M.P.E.P. 2001.06(b)**, no separate citation of the same prior art need be made by the applicants in the instant application.

### **3. REJECTIONS NOT BASED ON PRIOR ART**

#### **a. DEFICIENCIES IN THE CLAIMED SUBJECT MATTER**

##### **Claim Rejections - 35 USC ' 112**

**The following is a quotation of the first paragraph of 35 U.S.C. 112:**

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

**The following is a quotation of the second paragraph of 35 U.S.C.**

**112:**

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

**Claim 35 and 44** are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

**Claim 35** recites the limitation "the semiconductor chip of claim 34" in line

1. There is insufficient antecedent basis for this limitation in the claim. The

Art Unit: 2187

Examiner has construed that "the semiconductor chip of claim 34" is the processor of claim 34.

**Claim 44** recites the limitation "multiple units" in line 6. There is insufficient antecedent basis for this limitation in the claim. The Examiner has construed that "multiple units" as the multiple programmable multi-threaded units of line 5.

**Claim 44** recites the limitation "the processor" in lines 4 and 9-10. The Examiner is unsure of which processor "the processor" refers to, as there could be more than one processor as recited by the limitation of "at least one processor" on line 3. The Examiner has construed that "the processor" could be any of the "at least one processor" or any other processor.

**Claim 45** recites the limitation "the processor" in lines 1 and 2. The Examiner is unsure of which processor "the processor" refers to, as there could be more than one processor as recited by the limitation of "at least one processor" on line 3 of claim 44. The Examiner has construed that "the processor" could be any of the "at least one processor" of claim 44 or any other processor.

#### **4. REJECTIONS BASED ON PRIOR ART**

##### **Claim Rejections - 35 USC ' 102**

The following is a quotation of the appropriate paragraphs of 35 U.S.C. ' 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

Art Unit: 2187

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

**Claim 28-32 and 33-43 are rejected** under 35 U.S.C. 102(e) as being anticipated by Tremblay (US Patent # 6,212,604).

**With respect to claim 28**, the Tremblay reference teaches a processor, comprising:

multiple programmable units integrated within the processor; (fig. 3, element 306 and column 4, lines 7-29, where the registers are within the processors) and

logic integrated within the processor to map resources within the multiple units into a single address space. (column 4, lines 7-29, where the registers are mapped collectively to a address space)

**With respect to claim 29**, the Tremblay reference teaches the resources within the multiple programmable units comprise registers within the multiple programmable units. (column 4, lines 7-29, where the registers are programmed with address information)

**With respect to claim 30**, the Tremblay reference teaches the single address space comprises addresses corresponding to shared resources external to the multiple programmable units. (column 4, lines 7-29, where the registers store information about the instruction cache and/or main memory)

**With respect to claim 31**, the Tremblay reference teaches the shared

Art Unit: 2187

resources external to the multiple programmable units comprise at least one of selected from the following group: a memory internal to the processor, a randomly accessible memory external to the processor, and a Peripheral Component Interconnect (PCI) unit. (fig. 3, element 306 and column 4, lines 7-29, where the registers are within the processors)

**With respect to claim 32**, the Tremblay reference teaches the multiple programmable units comprise multiple programmable multi-threaded units. (column 6, lines 14-45, where the registers can have multi-threaded instructions within them)

**With respect to claim 34**, the Tremblay reference teaches the logic comprises logic to receive a command from a programmable processor other than the multiple programmable units. (column 4, lines 7-29, where P2 processor 210 can issue commands as well)

**With respect to claim 35**, the Tremblay reference teaches the programmable processor other than the multiple programmable units comprises a programmable processor integrated within the processor. (column 4, lines 7-29, where P2 processor 208 can issue commands as well and where there is registers within the P2 processor 210)

**With respect to claim 36**, the Tremblay reference teaches a method, comprising:

mapping an address in a single address space to a resource within one of a set of multiple programmable units integrated within a processor (column 4, lines 7-29, where the registers are mapped collectively to a address space), the

Art Unit: 2187

single address space including addresses for different ones of the resources in different ones of the multiple programmable units. (column 4, lines 30-58, where there is one-to-one correlation between the registers specifies in an instruction and the registers in P1 processor 208)

**With respect to claim 37**, the Tremblay reference teaches receiving a command specifying the address in the single address space. (column 4, lines 7-29, where the registers are mapped collectively to a address space)

**With respect to claim 38**, the Tremblay reference teaches the command comprises one of selected from the following group: a read command and a write command. (column 7, lines 8-33, where the information is read from and stored into the registers)

**With respect to claim 39**, the Tremblay reference teaches receiving the command comprises receiving the command from a programmable processor other than one of the multiple programmable units. (column 4, lines 7-29, where P2 processor 210 can issue commands as well)

**With respect to claim 40**, the Tremblay reference teaches the programmable processor comprises a programmable processor integrated within the processor. (column 4, lines 7-29, where P2 processor 208 can issue commands as well and where there is registers within the P2 processor 210)

**With respect to claim 41**, the Tremblay reference teaches the resource within the one of the set of multiple programmable units comprises at least one register. (column 4, lines 7-29, where the registers are programmed with address information)



**With respect to claim 42**, the Tremblay reference teaches the single address space comprises addresses corresponding to shared resources external to the multiple programmable units. (column 4, lines 7-29, where the registers store information about the instruction cache and/or main memory)

**With respect to claim 43**, the Tremblay reference teaches the multiple programmable units comprise multiple programmable multi-threaded units. (column 6, lines 14-45, where the registers can have multi-threaded instructions within them)

**Claim Rejections - 35 USC ' 103**

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

**Claim 33** is rejected under 35 U.S.C. 103(a) as being unpatentable over Tremblay (US Patent # 6,212,604) in view of Short (US Patent # 5,633,865).

**With respect to claim 33**, the Tremblay reference does not explicitly teach there is an interface to a media access controller (MAC).

The Short reference does teach that is conventional to have an interface to a media access controller (MAC). (column 3, lines 4-31)

The Tremblay and Short references are analogous art because they seek to solve the same problem of network access.

At the time of the invention, it would have been obvious to a person of

Art Unit: 2187

ordinary skill in the art to modify the Tremblay reference to have an interface to a media access controller (MAC), which is taught by the Short reference.

The suggestion/motivation for doing so would have been to allow access to networks via the MAC (column 3, lines 4-31).

Therefore it would have been obvious to combine the teachings of Tremblay reference with the Short reference for the benefit of network access to obtain the invention as specified in claim 33.

**Claim 44** is rejected under 35 U.S.C. 103(a) as being unpatentable over Tremblay (US Patent # 6,212,604) in view of Short (US Patent # 5,633,865).

**With respect to claim 44**, the Tremblay reference teaches a device, comprising:

at least one processor, (see fig. 3, elements 208 and 210) the processor comprising:

multiple programmable multi-threaded units; (column 6, lines 14-45, where the registers can have multi-threaded instructions within them) and

logic to map resources within the multiple units and resources external to the multiple engines into a single address space, the resources within the multiple engines comprising registers, (column 4, lines 7-29, where the registers are mapped collectively to a address space) the resources external to the multiple units comprising at least one Random Access Memory (RAM) external to the processor. (column 4, lines 7-29, where the registers store information about the instruction cache and/or main memory)

Art Unit: 2187

However, the Tremblay reference does not explicitly teach that there is at least one media access controller (MAC) coupled to the at least one processor.

The Short reference does teach that it is conventional to have there be at least one media access controller (MAC) coupled to the at least one processor.  
(column 3, lines 4-31)

The Tremblay and Short references are analogous art because they seek to solve the same problem of network access.

At the time of the invention, it would have been obvious to a person of ordinary skill in the art to modify the Tremblay reference to have at least one media access controller (MAC) coupled to the at least one processor, which is taught by the Short reference.

The suggestion/motivation for doing so would have been to allow access to networks via the MAC (column 3, lines 4-31).

Therefore it would have been obvious to combine the teachings of Tremblay reference with the Short reference for the benefit of network access to obtain the invention as specified in claim 44.

**Claim 45** is rejected under 35 U.S.C. 103(a) as being unpatentable over Tremblay (US Patent # 6,212,604) in view of Short (US Patent # 5,633,865) as applied to claim 44 above, and further in view of Orton et al. (US Patent # 5,379,432).

**With respect to claim 45**, the Tremblay reference teaches the processor further comprises a programmable processor integrated within the processor.  
(column 4, lines 7-29, where P2 processor 210 can issue commands as well)

Art Unit: 2187

However, the combination of the Tremblay and Short references does not explicitly teach that the programmable processor has a different architecture than the multiple programmable units.

The Orton reference does teach that the programmable processor has a different architecture than the multiple programmable units. (column 13, line 51 to column 14, line 2)

The Tremblay, Short, and Orton references are analogous art because they are in the same field of endeavor of memory access and control.

At the time of the invention, it would have been obvious to a person of ordinary skill in the art to modify the combination of the Tremblay and Short references to have the programmable processor to be a different architecture than the multiple programmable units, which is taught by the Orton reference.

The suggestion/motivation for doing so would have been to allow access for processors of different architectures to share the same address space. (column 13, line 51 to column 14, line 2)

Therefore it would have been obvious to combine the teachings of Tremblay, Short, and Orton references for the benefit of shared memory to obtain the invention as specified in claim 45.

#### **5. RELEVANT ART CITED BY THE EXAMINER**

The following prior art made of record and not relied upon is cited to establish the level of skill in the applicant's art and those arts considered reasonably pertinent to applicant's disclosure. See **MPEP 707.05(c)**.

The prior art made of record and not relied upon is considered pertinent to

Art Unit: 2187

applicant's disclosure. These references include:

Engbresten et al. (US Patent # 5,860,138), which teaches a processor with compiler-allocated, variable length intermediate storage.

## **6. CLOSING COMMENTS**

### **Conclusion**

#### **a. STATUS OF CLAIMS IN THE APPLICATION**

The following is a summary of the treatment and status of all claims in the application as recommended by M.P.E.P. ' 707.07(i):

##### **a(1) CLAIMS NO LONGER UNDER CONSIDERATION BY EXAMINER**

Claims 1-27 were withdrawn from consideration as a result of the applicant's election dated 2/17/04.

##### **a(2) CLAIMS REJECTED IN THE APPLICATION**

Per the instant office action, claims 28-45 have received a first action on the merits and are subject of a first action non-final.

#### **b. DIRECTION OF FUTURE CORRESPONDENCES**


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Prasith Thammavong whose telephone number is (571) 270-1040 can normally be reached on Monday - Thursday 9:00am - 6:00pm and the first Friday of the bi-week, 9:00 am -5:00 pm

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on (571) 272-4201. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Art Unit: 2187

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Prasith Thammavong  
Patent Examiner  
Art Unit 2187  
March 2, 2007

  
DONALD SPARKS  
SUPERVISORY PATENT EXAMINER